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vABSTRACT 
This thesis presents a method to compensate for the blanking time distortion in 
Space Vector Modulated (SVM) voltage source inverters.  Blanking time distortion is 
caused by the delay inserted to prevent the short circuit that would occur if the two 
transistors in the same inverter leg are both on at the same time. This delay produces 
harmonic distortion and non-linearity when two-switch phase legs are used in inverters to 
generate sinusoidal voltages for various types of AC loads.  The approach in this thesis 
uses a Field Programmable Gate Array to create a pulse by pulse compensation technique 
that adjusts the symmetric SVM pulses in an attempt to eliminate the voltage distortion 
caused by the blanking time effect. This technique is evaluated through simulation and 
experimental results.  This thesis proves that the delay caused by the insertion of blanking 
time can be compensated using a Field Programmable Gate Array and that the blanking 
time delay is not the dominant source of the 5th and 7th lower order harmonic distortion 
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This thesis explores a method to compensate for the output voltage distortion in 
pulse width modulated (PWM) voltage source inverters (VSI) caused by the delay 
inserted to prevent the short circuit that would occur if the two transistors in a single 
inverter leg were both on at the same time.  This distortion is often referred to as blanking 
time or dead time distortion.  This thesis utilizes a pulse based compensation method to 
compensate for the distortion.  The need for the blanking time delay is explored by an 




Figure 1.   Single Voltage Source Inverter Leg. 
 
 
In ideal voltage source inverters the switching of individual inverter legs is 
assumed to be perfect, which allows the state of the two switches in an inverter leg to 
change simultaneously from on to off and vice versa.  In reality there is a finite turn-off 
and turn-on time associated with any transistor.  If both transistors in an inverter leg are 
on at the same time, a short circuit occurs.  Blanking time is inserted to delay the turn on 
of the second switching device until the first has turned off.  This delay, which is inserted 
to protect the device, creates distortion.  The compensation method explored in this thesis 
uses a single Field Programmable Gate Array chip, the Virtex IITM, to implement a pulse 
by pulse compensation technique that adjusts the symmetric PWM pulses in an attempt to 
xiv
eliminate the voltage distortion caused by the blanking time effect.  The technique uses 
the polarity of the output current to determine when to insert a delay to the PWM signal 
and create a uniform delay between the gate signal and the output voltage waveform, vAN.  
The compensation method is illustrated in Figure 2.   
 
 
Figure 2.   Blanking Time Compensation Technique. 
 
 
When the current polarity is positive the gate driver signal, s*, is modified as 
shown in Figure 2. Turning off the transistor, S1, will immediately cause the output 
voltage to transition from +VDC/2 to -VDC/2 when the current is positive.  Inserting a 
falling edge delay as shown in the modified gate signal in Figure 2 compensates for the 
blanking distortion when the current is positive.   
When the current polarity is negative the rising edge of the ideal gate signal, s*, is 
delayed as shown in Figure 2.  The rising edge is delayed because when the current is 
negative transistor S2 in Figure 1 will turn off immediately if a delay is not added. 
A SIMULINK® model was created to simulate a VSI and predict the output 
voltage.  The simulated results confirm that the compensation method presented in this 
thesis effectively neutralizes the distortion caused by blanking time.  Experiments were 
then conducted; the results from the experiments showed the delay in the switching 
*  ideal gate signals
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*  delayed idealdels
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pattern was uniform after compensation, and thus the blanking time delay had been 
compensated for.  The output voltage spectrum however, did not correspond with the 
simulated results.  The output voltage spectrum did not improve after the creation of a 
uniform delay. The lower order harmonics, primarily the 5th and 7th, were still present in 
the output waveform.  This leads to the conclusion that the blanking time delay can be 
compensated for by a pulse based approach but the distortion caused by blanking time is 
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A.  BACKGROUND 
Modern motor control provides variable voltage and frequency to the inputs of the 
motor through a pulse width modulated (PWM) voltage source inverter drive.  The choice 
of the PWM strategy is important to reduce the voltage and current harmonics produced 
by the PWM algorithm.  Fast switching devices in power inverters such as metal-oxide-
semiconductor field-effect transistors (MOSFETs) or insulated gate bipolar transistors 
(IGBTs) do not switch on/off instantaneously. In order to prevent a short circuit, a delay 
in the rising edge of each transistor gate signal is introduced.  This blanking time, also 
referred to as dead time, is the small time delay inserted to prevent a short circuit in an 











Figure 3.   Single Inverter Leg. 
 
In ideal voltage source inverters the switching in individual legs is assumed to be 
perfect, which allow the status of the two switching devices in an inverter leg to change 
simultaneously from on to off and vice versa.  In reality there is a finite turn-off and turn-
on time associated with any transistor.  If both transistors in an inverter leg are on at the 
same time a short circuit occurs.  A delay is inserted to postpone the turn on of the second 
switching device until the first has transitioned off.   
2Although the blanking time delay is relatively short, it causes errors in the desired 
output voltage.  Each error individually does not substantially affect the fundamental 
output voltage; the accumulation of these errors can result in a reduction of the 
fundamental output voltage and torque pulsations [1].  The problem has been investigated 
by industry and several methods of correction have been proposed [2].   
Correctly compensating for the effects caused by blanking time distortion has 
advantages.  Industrial applications such as the ac induction motor in a fan or a pump, or 
the ac synchronous reluctance motor used in textile applications would benefit from 
better and more effective PWM schemes.  Blanking time distortion also causes machine 
losses and lowers efficiency. If the PWM strategy is not effectively implemented it could 
produce excessive harmonics.  Other authors have noted that the system stability will also 
be affected by these harmonics, especially at low frequencies and no-load conditions 
causing additional machine losses.  The magnitude of these losses will depend on the 
magnitude of the harmonic content in the applied voltage.  Excessive harmonics can 
increase motor temperature and cause torque pulsations [1].  
 
B.  OBJECTIVE AND APPROACH 
The objective of this thesis is to develop a method to compensate for the delay 
and distortion associated with blanking time in the Semikron SemiTeach IGBT using 
SIMULINK® software embedded in an FPGA.  The performance of the ideal VSI 
system, the VSI system with blanking time distortion, and the system with the 
compensation is analyzed to determine the effectiveness of the purposed method.  The 
compensation method is then tested in the laboratory and the results are compared with 
the simulation results.  A custom printed circuit board is utilized to interface the FPGA 
with the Semikron IGBT in order to test the compensation method.   
The compensation method is based upon adjusting the PWM pulses to correct for 
the delay caused by blanking time.  The VSI PWM control method was created in 
MATLAB® using the SIMULINK® modeling tool and was provided in [6].  Using 
XILINX® developments tools the SIMULINK® model is converted into VHDL 
programming code.  This code is imbedded into the Virtex IITM FPGA which generates 
the PWM scheme and provides the gate signal inputs to the SemiTeach IGBT.  The entire 
3system was modeled in SIMULINK® and the compensation method was implemented 
via simulation.  Laboratory experiments compare the delay between the actual gate driver 
signals and corresponding output voltage signal prior to compensation.  These results are 
compared to the delay between the same two signals after the compensation method is 
implemented to determine the effectiveness of the compensation code.  In order to 
establish the overall impact of the compensation code the Total Harmonic Distortion 
(THD) of the system prior to compensation will be compared to the THD of the system 
after blanking time distortion compensation. These results will be analyzed and compared 
to the simulation to determine the value of the compensation method. 
 
C. RELATED WORK 
The subject of waveform distortion due to the blanking time, sometimes referred 
to as “dead time”, has received considerable attention in the literature.  The distortion of 
the voltage waveform was described by Murai in [3], and the instability caused by the 
blanking time was described by Ueda and Sonoda in [4].  Other authors have discussed 
various other methods for correcting blanking time distortion.  Colby, et al. in [5] 
presented a corrective measure that adds an offset to the reference signal which corrects 
the dc offset introduced by the blanking interval.  The compensated reference signal 
cancels the error introduced by the blanking interval and therefore should reduce the 
waveform distortion.  This compensation was implemented in software in a 
microprocessor controlled PWM inverter [3].  Another method for compensation was 
proposed by Munoz et al. in [2].  In this approach the basic principle is to compensate for 
the average loss or gain of voltage per carrier period, which is based on the instantaneous 
average voltage method.  In the previous compensation method [2] the author did not use 
the more accurate pulse based compensation approach utilized in this thesis.  A Digital 
Signal Processor, which lacks the processing power of a FPGA, was used to implement 
the system in [2]. The author mentions the desire to implement a pulse based approach 
but the increased overhead on the DSP would not allow it. 
 
  
4D. THESIS ORGANIZATION 
This thesis is organized as follows Chapter I is an overview of the research effort 
and the layout of the thesis.  
Chapter II introduces the theory behind and problems associated with blanking 
time distortion.  This chapter also presents the design and construction of the blanking 
time compensator using a computer model. 
Chapter III presents the computer model of the entire system and the simulation 
results. 
Chapter IV provides an overview of the hardware utilized in this research. 
Chapter V presents the experimental results from the laboratory.  The 
compensator’s performance is also analyzed. 
Chapter VI provides conclusions and future research opportunities.   
Appendix A contains pertinent computer code and SIMULINK® models.   





5II. COMPENSATION DESIGN METHOD 
A. OVERVIEW 
This chapter describes the overall system model and the design and construction 
of the blanking time compensator XILINX® blocks.  The SIMULINK® modeling tool 
was used to mathematically model the system.  This chapter is broken into four major 
sections.  The first describes the overall system model.  The second provides information 
concerning blanking time delay.  The third explains the method used to compensate for 
blanking time delay.  The fourth section describes how the compensator was constructed 
using the XILINX® block set.   
 
B. SYSTEM MODEL  
The compensator code was added to an existing SIMULINK® Model which 
produced a PWM control scheme designed for the Semikron IGBT [6].  This code is 
provided in Appendix A.  The PWM control was based on space vector modulation and a 













Figure 4.   Voltage Source Inverter 



















Figure 5.   Space Vector Modulation Hexagon 
                                                            From [8].     
 
The three phase output of the VSI shown in Figure 4 is controlled by modulating 
the six transistors.  The space vector hexagon in Figure 5 shows the q and d axis voltages 
for the eight possible switching states.  The zero axis voltage is not mapped in Figure 5.  
The eight states form a hexagon with two zero states mapped to the center of the 
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                                                                            (2.2) 
The choice of the neutral reference point in Figure 4, Vn, is arbitrary and only 
affects the zero sequence voltage (V0).  For the case where Va is connected to the p bus 



























                                                          (2.3) 
Equation 2.3 also defines the length of the radii forming the corners of the 
hexagon, 2/3 Vdc.  In the case where Va and Vb are connected to the p bus and Vc is 
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K
                                                           (2.4) 
The two states defined by Equations 2.3 and 2.4 form the sides of Sector I.  When 
the reference voltage is in this sector then these two states and the zero states are used to 
produce an output voltage that, in the average, equals the reference voltage. Let Ts be the 
total switching period, for example 100 µs when the switching frequency is 10 kHz.  Let 
T1 and T2 represent the amount of time spent on states (p, n, n) and (p, p, n) respectively.  
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sin(θ)                                                                               (2.6) 
 
 
8Substituting Equations 2.5a and 2.5b into Equation 2.6 yields solutions for the 









·Ts·sin(θ)                                                                            (2.8) 
 
The time spent on each state cannot exceed the total switching period so the 




 ,  0< mi <1 , 0< V*<
Vdc
 3
                                                                      (2.9) 
 
The amount of time spent in the zero state is the time remaining in the period [7]: 
T0=Ts-T1-T2                                                                                       (2.10) 
The FPGA implementation presented here accomplishes the pattern shown in 


































































































9The space vector algorithm is shown in Figure 7 and was derived and 














































Figure 7.   Space Vector Algorithm From [7]. 
 
 
The gate signal generator is shown in Figure 8.  This produces the transistor gate 




Figure 8.   Gate Signal Drive Block. 
 
C. BLANKING TIME DISTORTION 
This thesis explores a method to compensate for the output voltage distortion in 
voltage source inverters (VSI) caused by the turn on delay inserted in a single phase 
inverter leg.  When two transistors are connected in series across a capacitor source as 
shown in Figure 9, then they cannot both be on at the same time or a short circuit will 
occur.  When one transistor is turned off, a delay is added before turning on the 
complementary transistor.   This ensures a short circuit will not occur.  This is referred to 
as blanking time and leads to unwanted output voltage distortion.  A single leg of a VSI is 




































































































































Figure 9.   Single Voltage Source Inverter Leg. 
 
 
In an ideal voltage source inverter the switching of individual legs is assumed to 
be perfect, which allows the state of the two transistors in an inverter leg to change 
simultaneously (when one turns off the other turns on).  The bottom transistor is on when 
the top transistor is off and vice versa.  Simultaneous switching is not possible in actual 
devices. There is a finite turn-off and turn-on time associated with any transistor.  If both 
transistors in an inverter leg were on at the same time a short circuit would occur.  
Referring to Figure 9, if S1 is on then the turn on of the second transistor, S2, is delayed 
until the first has transitioned off and the blanking time has passed.  This delay, often 
referred to as blanking time or dead time, is inserted to protect the device. The goal of 
this research is to compensate for the output voltage distortion caused by blanking time. 
The blanking time t∆  depends on how fast the transistor turns on and off. The 
dead time of common IGBT inverters used in industry vary between t∆  ≈ 1-5 µs [5].  The 
blanking time delay associated with the Semikron IGBT was measured at 3.8 µs.  This 
measurement was achieved by generating a specific gate signal to trigger the blanking 
time effect in the Semikron IGBT. The time delay between rising and falling edges of the 
known gate signal and the corresponding output pole voltage was measured.  This 
procedure quantified the blanking time delay associated with the Semikron IGBT. The 
measurement was verified by the blanking time delay listed in the data sheet for the 
12
IGBT Driver, included in Appendix B.  The blanking time delay value was utilized to 
establish the time delay inserted in the simulation and compensation code. 
 
D. BLANKING TIME COMPENSATION 
In order to compensate for the blanking time delay a uniform delay is created.    
When the current polarity is positive the gate driver signal, s*, is modified as shown in 
Figure 10. Turning off the transistor, S1, will immediately cause the output voltage to 
transition from +VDC/2 to -VDC/2 when the current is positive.  Inserting a falling edge 
delay as shown in the modified gate signal in Figure 10 compensates for the blanking 
distortion when the current is positive.   
When the current polarity is negative the rising edge of the ideal gate signal, s*, is 
delayed as shown in Figure 10.  The rising edge is delayed because when the current is 
flowing in the negative transistor S2 in Figure 9 and will turn off immediately if a delay 
is not added.  If the ideal gate signal is used instead of the modified gate signal then the 
inverter output voltage will look like VAN in Figure 10.  Comparing VAN (I>0 or I<0) and 
s* in Figure 10 the difference in the waveform timing is the distortion that is to be 
eliminated.  VAN is different than s*del also.  After compensation is added VAN will have 
the same timing as s*del. 
 
Figure 10.   PWM signals with and without blanking time. 
Add delay to s* when I>0 
Add delay to s* when I<0 
mod  0s I >
mod  0s I <
( )ANV 0I >
( )ANV 0I <
*  delayed idealdels
*  ideal gate signals
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Referring to Figure 11, uniform delay is created and the compensated output 
voltage signals, VAN (I>0) and VAN (I<0) follow the delayed ideal signal, s*del.  The 
blanking time correction is added to the ideal gate signal to create the fifth waveform in 
Figure 11, smod when the current is positive.  A correction delay is added to the rising 
edge of s* when the current is negative. The output voltage produced by the inverter VAN 
(I>0) and VAN (I<0) will be as shown in Figure 11 after the blanking time is reintroduced 
by the gate driver circuit.   
 
Figure 11.   Compensated PWM Signals. 
 
The modified gate signal causes the output voltage shape to be identical to the 
delayed ideal gate signal. This method creates uniform delay between the gate signal and 
the output voltage whether the current is positive or negative. This process compensates 
the blanking time delay.  
 
E. XILINX® DESIGN IMPLEMENTATION 
The design was implemented using the XILINX® blocks in Figure 12.  Signal 
flow begins with the decision to enter the “iphase_pos” or “iphase_neg” block.  This 
decision is based on the polarity of the phase current. The polarity of the current is 
converted into a Boolean value.  A simple logic gate performs the conversion, if the value 
*  ideal gate signals
mod  0s I >
mod  0s I <
*  delayed idealdels
*
 ideal gate signals
** and  are both highdels s
**
del and  are both highs s
*
 delayed idealdels
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of the current is greater than zero a one is produced by the logic gate.  Conversely if the 
value of the current is less than zero a zero is generated.  The current polarity is then used 
by the blanking time correction software.  If the current is positive the MUX will select 
d1 as the value of iphase as one and the output from the upper block iphase_pos in Figure 
12 will be selected.  If the current is negative the value of iphase is zero and the output 
from the lower box iphase_neg, Figure 12 is chosen. 
 
Figure 12.   Blanking Compensation. 
 
If the current polarity is positive the MUX will choose d1 and output iphase_pos.  
The iphase_pos block of the model is shown in Figure 13.  The intent is to delay the 





















Figure 13.   IPhase_Pos Compensator Block Model. 
 
The logical AND block in Figure 13 only provides a boolean value of one if all 
three input conditions are met: 
• The polarity of the current is positive  
• The inverse value of the gate is high  
• The delayed gate signal value is high (delay=3.8µs)   
When sel=1 the d1 port on the MUX is chosen and the value of the output at the 
last clock cycle is sent as the output gate signal. This process continues, delaying the 
falling edge of the gate signal for 3.8 microseconds until the delay is over and the delayed 
gate signal value drops to zero producing a boolean 0 at the AND input.   The AND logic 
now produces a 0 and the d0 port of the MUX is chosen. This outputs the normal gate 
signal. 
Figure 14 shows the iphase_neg block which is selected when the current polarity 
is negative.  When the polarity of the current is negative the intent is to delay the rising 





















Figure 14.   IPhase_Neg Compensator Block Model. 
 
The logical AND block only provides a boolean value of one if all three input 
conditions are met: 
• The polarity of the current is negative  
• The gate signal has transitioned to high   
• The inverse of the delayed input gate signal is high (delay=3.8µs)     
The d1 port on the MUX is chosen and the value of the output at the last clock 
cycle is sent as the output gate signal. This process delays the rising edge of the gate 
signal for 3.8 microseconds until the delay is over and the inverted delayed gate signal 
value changes to zero producing a Boolean 0 at the AND input.   The AND logic now 
produces a 0 and the d0 port of the MUX is chosen which outputs the normal gate signal, 
which is high, as it has been for the duration of the delay. 
 
F. SUMMARY 
This chapter presented the heart of this research, the blanking time compensation 
approach.  The chapter also explained the method, implementation, and design of the 






















III. COMPUTER MODELING AND SIMULATION 
A. OVERVIEW 
This chapter describes the computer modeling and simulation results. The 
components are modeled mathematically using SIMULINK®. The model predicts the 
VSI output voltage distortion with and without blanking compensation.   The entire 
model is included in Appendix A. 
 
B. SIMULATION MODEL 
The simulation is a simplified version of the overall system model presented in 
Section II.  The space vector modulation is the same as provided in [7].  The PWM 
control gate signals are driven through a simulated load after the distortion caused by 
blanking time and forward voltage drop has been added.  The model predicts the output 
voltage waveform, and is similar to the experimental results. The experimental results are 
presented in a follow-on chapter.  Figure 15 shows the simulated load that is driven by 
the previous simulation model.  The individual model blocks are described in more detail 







Figure 15.   Filter and RL Load Model Block. 
 
This simulation contains two manual switches which allow multiple scenarios to 
be run from the same model.  The upper switch in Figure 15 controls whether or not the 
ideal system is simulated.  This represents the baseline or best case output voltage.  When 
the upper switch is toggled to the secondary position the blanking time and forward 
voltage drop distortions are added.  The simulation now represents how the real world 
inverter behaves.  The lower switch either inserts the blanking time compensation code or 
removes it from the simulation.  These manual switches allow the output voltage to be 
recorded in the ideal case, non-ideal case, and with the blanking time compensation code 
inserted. 
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C. BLANKING TIME DISTORTION MODEL BLOCK 
The XILINX® block in Figure 16 inserts the blanking time delay into the system 
model to replicate the real world Semikron SemiTeach IGBT.  The code adds a 3.8µs 
delay to the gate signal to duplicate the blanking time delay implemented in the IGBT 
gate drive to prevent instantaneous switching and cross conduction current.    
 
 











D. FORWARD VOLTAGE DROP MODEL BLOCK 
The forward voltage drop in the IGBT is modeled by the block shown in Figure 
17.  The block utilizes a lookup table to determine which voltage is added to the DC bus 
input to represent the voltage drop of the switching device.   
 
Figure 17.   Simulated Forward Voltage Drop Block. 
 
The software lookup table for the voltage drop block is shown in Table 1.  The 
corresponding output is based on the input received into the multiplexer and represents 
the actual output pole voltage. 
I > 0 S+ S- Vo 
0 0 0 Vdcp + Vd 
0 0 1 Vdcn + VCEsat 
0 1 0 Vdcp + Vd 
0 1 1 0 
1 0 0 Vdcp - Vd 
1 0 1 Vdcp - Vd 
1 1 0 Vdcn - VCEsat 
1 1 1 0 
Table 1.   Software Lookup Table. 
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E. SIMULATION RESULTS 
The simulations are run with 90 VDC and a three phase balanced load. The model 
performs as expected.  There is significant distortion in the output voltage spectrum when 
the known distortion sources are added (Figure 19) compared to the ideal case (Figure 
18). The voltage spectrum shown in Figure 20 demonstrates the improvements expected 
when the blanking time compensation block is added to the simulation.  The blanking 
time correction code improves the output voltage and reduces the fifth harmonic.   The 
output voltage for the ideal simulation is shown in Figure 18.   

















Figure 18.   Ideal Simulated Output Spectrum. 
 




The simulated line to line output voltage spectrum with forward voltage drop and 
blanking time distortions added is shown in Figure 19.    

















Figure 19.   Simulated output with Forward voltage drop and blanking time 
distortions inserted. 
 
The THD for Figure 19 was -27.65dB, and demonstrates the voltage distortion 
associated with the blanking time delay and the forward voltage drop of the switching 
devices.  The fifth harmonic is much larger than Figure 18.   
The simulated line to line output voltage spectrum with forward voltage drop, 
blanking time distortion and the blanking time compensation block is shown in Figure 20.   
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Figure 20.   Simulated output with Forward voltage drop and blanking time 
inserted with compensation code. 
 
The THD in Figure 20 is -31.1dB, which is a significant improvement from the 
THD from Figure 19 (-27.65dB).  The results of the simulation predict considerable 
improvement in the output voltage spectrum when the compensation is added.   
 
F. SUMMARY 
This chapter provided simulated predictions of the effectiveness of the blanking 
time compensator code.  The next chapter will provide an overview of the major 
components utilized to test the compensation method in the laboratory through 
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IV. HARDWARE CONFIGURATION 
A. OVERVIEW 
The primary hardware utilized in this thesis consisted of the Virtex IITM 
development kit which contains the Virtex IITM FPGA, the Semikron SemiTeach IGBT, 
the NPS Interface board, and a three-phase wye connected load.  The wye connected 
three phase load consisted of a 58Ω resistor and a 2.12 mH inductor.  Each component 
and setup is described in this chapter. 
 
B. FIELD PROGRAMMABLE GATE ARRAY 
An FPGA is a generic semiconductor device containing a large number of 
programmable logic components and interconnects. The logic components can be 
programmed to duplicate the functionality of basic gates such as AND, OR, XOR, and 
NOT.  FPGAs are also capable of performing simple math functions.  The FPGA can be 
traced back to Complex Programmable Logic Devices (CPLD) of the early 1980s. The 
CPLDs were only able to contain several thousand logic gates, while the FPGA can 
contain over a million [9]. The FPGA utilized in this research is the XILINX® 
XC2V1000-4FG256C FPGA, contained the in Virtex IITM development kit shown in 
Figure 21.  The default clock runs at 100MHz. The 5.0V connector pin is used to supply 
the main power to the card. All other card power is derived from this 5.0V input. The 
specification sheet is included in Appendix A.   
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Figure 21.   Virtex IITM Development Kit From [9]. 
 
The FPGA allows the Pulse-width modulation scheme presented in this thesis to 
be implemented.  The scheme requires double sampling per carrier period which may not 
have been feasible had a Digital Signal Processor been used to implement the design.  
The block diagram for the Virtex IITM is shown in Figure 22.  SIMULINK® inside 
MATLAB® was used to generate the programming code based on the block diagrams. 
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C. VOLTAGE-SOURCE INVERTER 
A six-step controlled VSI is the output power device used in these experiments.  
The Semikron SemiTeach VSI has three half-bridge modules consisting of two IGBTs 
with freewheeling diodes as shown in Figure 23 (S1-S2, S3-S4 and S5-S6). Each half-
bridge is integrated as a SKM 50 GB 123 D module.  
The gate driver that controls both IGBTs in each half-bridge is a SKHI 
22B. This commercial driver offers the following built-in features: It 
provides galvanic isolation between the high voltage section and the 
controller card. It prevents simultaneous gating of upper and lower 
switches. It has short-pulse suppression where a gating pulse must be 
>500ns.  It provides under voltage protection.  It provides short-circuit 
protection through the monitoring of collector-to-emitter voltage [9]. 
 
 
Figure 23.   Semikron SemiTeach Schematic 
                            From [9]. 
 
The inverter is contained in Plexiglas to allow students to see its interworkings 




Figure 24.   Semikron SemiTeach IGBT. 
 
D. INTERFACE BOARD 
An interface was required to connect the FPGA to the Semikron IGBT; this 
required a user designed interface board with BNC connectors to transmit the PWM 
signals from the FPGA to the Semikron IGBT. 
The interface card performs the following functions: 
•  It supplies 5V power to the Virtex IITM development kit. 
•  It level shifts the low voltage gate driver signals from the 
development kit 
• It contains an interface to the development kit. 
• It provides 12 BNC connectors for the gate signals to the Semikron 
IGBT. 
• It provides test points for troubleshooting. 
After outlining these required functions, components were identified for 
individual need.  The interface card was designed using a software package that allows 
quick design implementation of multi-layer boards (PCB123®). The bottom of the card 
contains the Virtex IITM interface connectors and the top of the card contains the rest of 
the components and connectors [9].  
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The wiring schematic and printed circuit board are shown in Figure 25.  Figure 26 
is a display of the interface board fully connected to the Virtex IITM FPGA. 
 
           
Figure 25.   Interface Board From [9]. 
                                                        
 
 





The load for the experiments conducted in the next chapter is very important.  Its 
impact on the phase current is very important as that current is used to make the logical 
decision for the blanking time compensation code.  The load consists of a three phase 
wye-connected 58Ω resistor and a 2.12 mH inductor as shown in Figure 27.   
 
Figure 27.   Three phase wye-connected load. 
 
The physical components used had to be capable of handling high voltages so the 
INVERPOWER® Controls limited model P-108 RL resistive load was utilized.  It rates 
3KW-230 Volts.  The inductors, also from INVERPOWER®, are rated for 10A MAX 
and tunable in the range of 42.5mH – 2.125mH.  Figure 28 shows the physical load 
components. 
 
Figure 28.   Load Components. 
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The three phase AC power supply shown in Figure 29 supplies the main power 
for the inverter.  It produces a maximum 280V, 12.1 KVA at a max 25 amps and operates 
at 60Hz.   
 
 
Figure 29.   Three Phase AC Power Supply. 
 
F. SUMMARY 
This chapter provided an overview of the major components utilized to test the 
compensation approach presented in this thesis.  The next chapter presents the laboratory 







V. LABORATORY TEST AND CONCEPT VALIDATION 
A. OVERVIEW 
The chapter presents the results from the testing of the blanking time 
compensation code when used to generate PWM control for the VSI. The applied voltage 
across the DC Bus was 90 volts.  The voltage probe was set to 50:1 scale for the output 
voltage and the oscilloscope probe was set to 1X for all measurements. 
 
B. COMPENSATION CODE TEST 
The determination if the XILINX® design is correctly compensating for the 
blanking time delay is made by comparing the delay between the PWM gate signal 
generated by the FPGA to the output pole voltage of the corresponding phase.  These 
measurements are taken in two different instances, first without the compensation code 
and then with the compensation code inserted.   
Figure 30 and Figure 31 are two snapshots of the gate signal and the inverter pole 
voltage without compensation.  The two scope plots show that the falling edge delay 
between the gate signal and the output voltage varies (2.69 µs in Figure 30 and 5.28 µs in 
Figure 31). These experiments show that the insertion of blanking time results in different 












The gate signal and output voltage delay dissimilarity can also be seen in Figures 
32 and 33 where the rising edge of the output voltage is delayed (5.64 µs in Figure 32 and 
2.95 µs in Figure 33). 
 
 




Figure 33.   FPGA Gate Signal (blue) and Output voltage (aqua) rising edge delay. 
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Table 2 was compiled from several different random oscilloscope measurements 
and shows the difference in the delay time from the PWM signal generated by the FPGA 
and the phase voltage from the inverter as the current changes polarity.  The variations 
are due to the insertion of blanking time and the current polarity as discussed in Chapter 
II. 
 
Attempt  Channel 1(Gate Signal) to Channel 









Table 2.   Switching Delay Times. 
 
The phase A current, shown in Figure 34, was used as an external trigger to test 
the compensation method with positive and negative current.  The trigger level was set a 
250mA to obtain a snapshot of the delay between gate signal and the output pole voltage 
with positive current.  Next, the trigger level was set to -250mA in order to obtain a 





Figure 34.   Phase A Current. 
 
The oscilloscope image in Figure 35 was taken with the blanking time 
compensation code inserted and the delay between the PWM signal output from the 
FPGA and the corresponding phase voltage were consistency close to one another, 
roughly 5.6-5.8µs.  Figure 35 verifies that the blanking time compensation code works 
properly. The delay between the rising edge of the gate signal and the rising edge of the 
pole voltage is almost the identical to the delay between the falling edge of the gate signal 
and the pole voltage.  This delay, with blanking time compensation, is independent of the 
polarity of the phase current.  The compensation code successfully created a uniform 




Figure 35.   Uniform Delay between FPGA Gate Signals (blue) and Phase A 
output voltage (aqua). 
 
Table 3 was compiled from several different random oscilloscope measurements 
and show the effectiveness of the blanking time compensator.  The delay between the 
rising and failing edges of the PWM signal directly from the FPGA and the pole voltage 
are nearly uniform at every instance. 









Table 3.   Switching delay. 
39
C. SPECTRUM ANALYSIS  
The results below quantify the effects of the pulse based compensation approach 
utilized in this thesis. All tests were run with 90 volts across the DC bus and the same 
three-phase load.  The voltage probe was set to 50:1 scale. 
 
1. No Blanking Time Compensation 
Figure 36 shows the gate signal line to line spectrum observed without the 
blanking time compensation code inserted in the PWM signal.  This is the baseline for 
testing the effectiveness of the blanking time code.  This PWM signal output is fed 
directly into the Semikron SemiTeach IGBT and drives the inverter output.  The THD 
measured by the spectrum analyzer was -49.21dB. 

















Figure 36.   Gate signal Spectrum. 
 
Figure 37 shows the line to line output of inverter poles A and B (VAB).  The 
measured THD for this output was -35.72dB.  This is substantially lower than the “pure” 
signal generated by the FPGA in Figure 36.  There are several factors that contribute to 
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the reduction in signal quality.  This research effort makes an attempt to improve the 
output voltage spectrum by compensating for the blanking time distortion. 


















Figure 37.   Output Voltage Spectrum. 
 
Notice the large value of the fifth harmonic in Figure 37.  The system model 
results, presented earlier, correctly predict a large value for the fifth harmonic.   
 
2. Blanking Time Compensation 
The blanking time compensation code was inserted and the gate signal spectrum 
analysis is presented in Figure 38.  The THD of the new gate signal -49.11dB is nearly 
identical to the previous gate signal without blanking time compensation.  This shows the 
compensation code does not have a negative effect on the PWM switching scheme.  The 
success of the blanking time compensation code on the overall system performance can 
now be analyzed. 
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Figure 38.   Gate Signal output with Compensation Code. 
 
The insertion of the blanking time compensation code produces the line to line 
output voltage in Figure 39.  The noise floor is raised considerably and the fifth and 
seventh harmonics are not significantly decreased.   
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Figure 39.   Spectrum with blanking time correction. 
 
The blanking time compensation code did not improve the system performance as 
anticipated.  The measured THD for the system was -26.3dB.  Even though the 
compensation code effectively corrected the delay associated with blanking time the 
THD for the system has not been improved.  The compensation did however increase the 
amplitude of the fundamental in the voltage output.  The value rose from 27.69dB 
without compensation to 29.19dB with compensation.   
One possible cause for the lack of improvement in the THD is the ripple across 
the DC bus.  The output voltage ripple refers to the difference in the instantaneous values 
of the waveform and its fundamental-frequency component [8].  One method to reduce 
the impact of this problem is to add more capacitors across the DC bus.  This approach is 




3. Feedback Capacitors Inserted 
Two 3500µF capacitors were inserted in parallel across the DC Bus in an attempt 
to reduce the ripple across the Bus.  The output spectrum across the DC bus without the 
capacitors inserted is shown in Figure 40.  These harmonics have relatively little effect on 
the output voltage spectrum. 
 













Figure 40.   Output Spectrum Across the DC Bus without Capacitors 
 
The output voltage across the DC Bus with the feedback capacitors inserted is 

















Figure 41.   Output Spectrum Across the DC Bus with Capacitors 
 
 
The capacitor’s impact on the line to line output spectrum is unnoticeable.  The 
result from this experiment (Figure 42) is very similar to the previous results shown in 
Figure 39.  The addition of DC bus capacitors slightly reduced the overall system THD to 
-27dB from -26.3dB without the capacitors.  The voltage ripple on the DC bus does not 
significantly contribute to the line to line output voltage distortion.  Figure 42 displays 
the line to line output spectrum with the capacitors inserted and the blanking time 
compensation code. 
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Figure 42.   Line to line with Capacitors inserted. 
 
The overall system setup is shown in Figure 43, less the three-phase wye 
connected load which was previously displayed in Figure 28.   
 
          




This chapter presented the results from testing the compensator code logic in the 
laboratory. The compensation code corrected the delay associated with blanking time.  
However, the compensation code did not perform as expected with respect to the THD of 
the line to line output voltage, even though the simulated results predicted otherwise.  
The compensation code did not improve THD of the line to line output voltage.  The next 
chapter will discuss conclusions from testing and possible areas for improvement. 
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VI. CONCLUSIONS AND RECOMMENDATIONS 
A. OVERVIEW 
This chapter presents conclusions from this research effort and suggest several 
areas for future study. 
 
B. CONCLUSIONS 
This thesis successfully completed the following objectives:  
• A method was developed to compensate for blanking time delay using 
SIMULINK® software embedded in an FPGA.   
• A Model of the Semikron SemiTeach IGBT system was created and was 
utilized to predict the effectiveness of the blanking time compensation 
code.   
• The blanking time compensator code was tested by simulation and 
laboratory experiments 
• The NPS custom printed circuit board was used to interface with the 
Virtex IITM FPGA in order to test the compensation method.   
The THD for the system was not reduced even though the delay associated with 
blanking time was compensated for, from this it can be inferred blanking time distortion 
is not the most dominant source of distortion in the Semikron VSI module.  Other 
possible causes could be the forward voltage drop across the switching devices. The 
capacitance across each inverter leg may also contribute to the inverter distortion. 
 
C. FURTHER STUDY 
There are several areas that could further research areas presented in this thesis 
they include but are not limited to the following: 
• Implementing an effective method to compensate for the distortion caused 
by the forward voltage drop of the switching devices. 
• Explore the distortion caused by the capacitance in the switching devices  
• Closing the control loop; the system model and PWM scheme was done 
with an open loop system.  Closing the control loop is a possible method 
to improve system performance 
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• The system model and laboratory experiments were conducted at 
relatively low voltage.  Future work could model the system and perform 
experiments at higher voltages. 
The opportunities for further study listed above provide areas for others to explore 
and create methods for further compensating for distortion in PWM voltage source 
inverters and thereby generate cleaner power.  
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APPENDIX A.    MATLAB® CODE AND SIMULINK® 
SCHEMATICS 





Kp_i=.01/6*Vdc/sqrt(3)/2;%current PI gain is amplified to account for 
the SV modulation scaling 








oversample=1;  %1 4 work 
fin=100; 
pulsect = 2400/oversample; 
%step_ct=8; 
step_ct=1; 
delay_ct=84/step_ct;        %blanking time 
tstep = 40e-9*step_ct; 
clkPeriod=tstep; 
mod_index=.75; 
F_mat = [0 0 0 1;1 1 2 0;2 2 3 0;3 3 0 0]; 















Amat_indI = -inv([Lfa -Lfb;Lfc Lfb+Lfc])*.05*[1 -1;1 2]; 
Bmat_indI = inv([Lfa -Lfb;Lfc Lfb+Lfc]); 
Cmat_indI = [1 0 ;0 1 ;-1 -1 ];    %Ic = -Ia-Ib 
Dmat_indI = zeros(3,2); 
Amat_caps = zeros(3); 
Bmat_caps = [1/Cfa 0 0; 0 1/Cfb 0; 0 0 1/Cfc]; 
Cmat_caps = eye(3); 
































































Tsw = 100e-6; 
f_fund = 95; 
oversample=2;    %Set oversample to an integer to update PWM timer 
values more frequently 
tstep = Tsw/400; 

















Amat_indI = -inv([Lfa -Lfb;Lfc Lfb+Lfc])*Roa*[1 -1;1 2]; 
Bmat_indI = inv([Lfa -Lfb;Lfc Lfb+Lfc]); 
Cmat_indI = [1 0 ;0 1 ;-1 -1 ];    %Ic = -Ia-Ib 
Dmat_indI = zeros(3,2); 
  
one_zero_state=0;       %Set to one so that only one zero state is used 
in modulation 
if one_zero_state == 1 
    gain1 = 1; 
    gain2 = 0; 
else 
    gain1 = 1/2; 









Dist_mat1=[col1 col2 col3]; 
Dist_mat2=[col1 col5 col3]; 
Dist_mat3=[col4 col5 col3]; 
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Dist_mat4=[col4 col5 col6]; 
Dist_mat5=[col4 col2 col6]; 
Dist_mat6=[col1 col2 col6]; 
Ks=2/3*[1 -1/2 -1/2;0 -sqrt(3)/2 sqrt(3)/2;1/2 1/2 1/2]; 
 
53
B. SIMULINK® BLOCK SCHEMATICS 
 

















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































or z-0 or z-0or z-0or z-0




























































































































































































































































































































































































































































































APPENDIX B.    CIRCUIT BOARD LAYOUTS AND PARTLISTS 
















C. INTERFACE BOARD 
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